Description of this paper

Loading

Homework Set #8 CSCE2114 - Digital Design Spring 2016 Due:-(Answered)

Description

Instant Solution ? Click "Buy button" to Download the solution File


Question

Hello, I am needing help on the attached document. Thank you!


Homework Set #8

 

CSCE2114 ? Digital Design

 

Spring 2016

 

Due: Monday, May 2, 2016

 

This is due at 9:45AM on May 2 (just after that start of class). No late assignments will

 

be accepted unless you have a documented excuse.

 

1) For the schematic below:

 

A) Determine the equations for NA and NB.

 

B) Draw the state table.

 

C) Draw the state diagram.

 


 

CSCE2114 ? Page 1

 


 

2) Design a Moore type state machine that has two inputs (X and Y) and one output (Z).

 

This machine asserts the output (Z=1) one clock period after the inputs have been equal

 

for the previous two clock cycles otherwise Z=0. Label the states A (the reset state), B,

 

C, etc. Use state encoding starting with 00, then 01, 10, etc. Use the following notation:

 

present state = S2 S1; next state = NS2 NS1.

 

A) Show the state diagram

 

B) Show the state table

 

C) Show the minimized equations in SOP form

 


 

3) Design a Mealy state machine that checks a serial input for even parity. The output

 

Z=1 for even parity (an even number of 1s), Z=0 for odd parity (an odd number of 1s).

 

A) Show the state diagram

 

B) Show the state table. You do not have to show the equations or schematic.

 


 

4) Given the following state table:

 

A) Draw the state diagram

 

B) Determine the minimized equations for the next state in SOP form

 

C) Draw a schematic.

 

A and B are the present state and NA and NB are the next state. This is a Moore machine

 

with the outputs equal to the assigned state values.

 

Present State

 

A

 

B

 

0

 

0

 

0

 

1

 

1

 

0

 

1

 

1

 


 

X=0

 

NA

 

1

 

0

 

1

 

1

 


 

Next State

 

X=1

 

NB

 

NA

 

1

 

0

 

0

 

0

 

0

 

0

 

0

 

0

 


 

NB

 

1

 

1

 

1

 

1

 


 

CSCE2114 ? Page 2

 


 

5) Design a Moore type state machine that detects an input pattern. The output Z is low

 

when the input X has been low during the two previous clock cycles. Otherwise the

 

output Z is high.

 

A) Draw a state diagram

 

B) Draw the state table for this machine. State assignment (encoding) is not required.

 


 

6) Given the following state diagram.

 

A) Draw the state table

 

B) Determine the minimized sum-of-products form equations

 

for the next state and output. Utilize any ?don?t cares? if

 

possible to minimize the equations. Use a state assignment of

 

A=00, B=01, and C=10.

 

Use the following notation: present state = y1 y0, next state =

 

Y1 Y0, input = X and output = Z.

 


 

CSCE2114 ? Page 3

 


 

 

Paper#9210263 | Written in 27-Jul-2016

Price : $19
SiteLock